Navigation
Search
|
Intel introduces Foveros: 3D die stacking for more than just memory
Wednesday December 12, 2018. 03:00 PM , from Ars Technica
Enlarge / P1274 is Intel's name for its high performance 10nm process. P1222 is its 22FFL (22nm, FinFET, Low Power) process, which is optimized for much lower current leakage. As well as the Foveros connection between the compute and I/O modules, the product will use conventional stacked Package-on-Package memory. (credit: Intel)
In 2019, Intel is going to ship chips using a new 3D stacking technology the company is calling Foveros. Foveros allows complex logic dies to be stacked upon one another, providing a much greater ability to mix and match processor components with optimal manufacturing processes. Package-on-package stacking is already commonplace in the system-on-chip world. Typically, this involves sticking a memory package on top of a processor, with perhaps a few hundred connections between the two. The size and performance of the connections has limited the application of this technique. With Foveros, the interconnect will use etched silicon (just as EMIB does) to enable many more interconnections, running at much greater speeds. Foveros follows on from Intel's EMIB (Embedded Multi-die Interconnect Bridge) tech. EMIB is found on the Kaby Lake-G processors that in a single package contain an Intel CPU, AMD GPU, and a chunk of second-generation High Bandwidth Memory (HBM). HBM achieves its high bandwidth by using thousands of interconnects between the GPU and its memory, in comparison to the several hundred used between a GPU and conventional GDDR. The Kaby Lake-G chips use EMIB to provide this connection. Read 5 remaining paragraphs | Comments
https://arstechnica.com/?p=1426727
|
25 sources
Current Date
Oct, Thu 31 - 23:54 CET
|