Navigation
Search
|
Intel Cascade Lake-AP Xeon CPUs Embrace the Multi-Chip Module
Monday November 5, 2018. 05:01 PM , from Slashdot
Ahead of the annual Supercomputing 2018 conference next week, Intel today announced part of its upcoming Cascade Lake strategy. From a report: The company teased plans for a new Xeon platform called Cascade Lake Advanced Performance, or Cascade Lake-AP, this morning ahead of the Supercomputing 2018 conference. This next-gen platform doubles the cores per socket from an Intel system by joining a number of Cascade Lake Xeon dies together on a single package with the blue team's Ultra Path Interconnect, or UPI. Intel will allow Cascade Lake-AP servers to employ up to two-socket (2S) topologies, for as many as 96 cores per server. Intel chose to share two competitive performance numbers alongside the disclosure of Cascade Lake-AP. One of these is that a top-end Cascade Lake-AP system can put up 3.4x the Linpack throughput of a dual-socket AMD Epyc 7601 platform. This benchmark hits AMD where it hurts. The AVX-512 instruction set gives Intel CPUs a major leg up on the competition in high-performance computing applications where floating-point throughput is paramount. Intel used its own compilers to create binaries for this comparison, and that decision could create favorable Linpack performance results versus AMD CPUs, as well.
Read more of this story at Slashdot.
rss.slashdot.org/~r/Slashdot/slashdot/~3/dLPcjtXUnUY/intel-cascade-lake-ap-xeon-cpus-embrace-the-mul...
|
25 sources
Current Date
Nov, Thu 21 - 16:33 CET
|